Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 7:04am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Modeling
›
Behavioral Models
› Debugger for VerilogA
‹
Previous topic
|
Next topic
›
Pages: 1
Debugger for VerilogA (Read 3916 times)
SAM_K
New Member
Offline
Posts: 2
Debugger for VerilogA
Nov 25
th
, 2010, 3:06am
Hi
I'm facing a few convergence issues when I simulate my verilogA code with eldo. Is there any debugger for VerilogA. It would be really helpful to me to know exactly whats wrong
Thanks
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Debugger for VerilogA
Reply #1 -
Dec 1
st
, 2010, 8:24am
I find it useful to use the $debug system task, which should print on every iteration. I don't know of any interactive debuggers.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Debugger for VerilogA
Reply #2 -
Dec 1
st
, 2010, 10:14am
I know that Cadence used to provide an interactive Verilog-A compiler. I never became very popular and I do not know if it is still available.
-Ken
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
»» Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.