altaj
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 11
|
I have a trigger set up to stop simulation and issue a warning if specific clock edges get to close to each other. I'm doing this to cover the case where verilog-a will do something that a transistor circuit will not, such as trigger a DFF on coincident, or very close, CLK and D edges.
Question: Is it also possible to have the identity of the specific instantiation of the module reported?
|