The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 12:51pm
Pages: 1
Send Topic Print
verilog-AMS update issue (Read 1762 times)
eecs4ever
New Member
*
Offline



Posts: 7

verilog-AMS update issue
Apr 14th, 2011, 11:33pm
 
Hi,

I've found that when I run AMS simulations, it does not updated properly.

For example. In my verilog file,  i have a parameter which defines the period of a clock signal to be 100ns. If i change this parameter to 50 ns and save the verilog file. And then netlist & run. The simulation still generates a clock signal at 100 nS even though i've updated this parameter to other values!

.parameter clockperiod = 100n // 50n , 25n , 200n

However, if i hardcode the number into the clock generating expression.

For example

always #(25n) clk = ~clk;

then the clock period will update to reflect the 50ns period.

Does any one know why AMS does not update the parameter properly?

Thanks Smiley
Back to top
 
 
View Profile   IP Logged
Marq Kole
Senior Member
****
Offline

Hmmm. That's
weird...

Posts: 122
Eindhoven, The Netherlands
Re: verilog-AMS update issue
Reply #1 - Apr 15th, 2011, 12:58am
 
Hi,

You will need to provide more information:
- what AMS tools do you use, i.e. Cadence tools, Synopsys tools, etc.
- how do you control your simulation, i.e. from a script or through a GUI?
- what is the relation between the parameter in your verilog-file (which I presume has a format parameter integer clockperiod = 50) and the .parameter line you showed?

Cheers,
Marq
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.