The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 2nd, 2021, 12:07am
Pages: 1
Send Topic Print
How will Jitter tolerance mask be decided? (Read 3290 times)
yosh-d
New Member
*
Offline



Posts: 1

How will Jitter tolerance mask be decided?
Oct 23rd, 2011, 10:01pm
 
Hi All

There are jitter tolerance mask in the various specifications.  I'd like to know how Jitter tolerance is spcified regarding to the following items;
1)There are several stye to specify the frequency at crosspoint between low and high frequency. e.g. fb/1667 and fb/2000.
2)Also the floor of SJ tolerance are different in each specs. e.g. 0.05UI in OIF and 0.2UI in USB3.
3)In the OIF Spec. jitter tolerance mask is zigzag trace. why?

I'd like to know base idea to specified them.
Back to top
 
 
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: How will Jitter tolerance mask be decided?
Reply #1 - Oct 24th, 2011, 3:22pm
 
Define your problem or question with specifics please.
It is not clear what you are asking.
Drawings, a link to a specification something that can be used to understand the question.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2021 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.