afridi
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 24
|
Hi,
Can anyone tell me or direct me to some idea about how to design a delay block in Verilog-A which can give a variable delay in a path of an actual circuit.
I intend to simulate the effect of delay on the circuit characteristics without disturbing the currents or voltages of the path but just introducing the delay .
|