ahhfyz
New Member
Offline
Posts: 5
|
Hi, everyone!
I am simulating a mixed signal system using SpectreVerilog. In digital part, there is a "reset" pulse signal, whose width is 100ns. However, it stays in "stx", therefore the digital circuits cannot be reset, and simulation result is no sense. How could this happen? Thank you!
|