The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 31st, 2024, 1:28pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › settling time
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
settling time (Read 1655 times)
medya
Junior Member
**
Offline



Posts: 14
settling time
Apr 05th, 2012, 2:36pm  
Hi,
I obtain so  different values for settling time of dfferential and single output of my  desiged OTA that use it in an ideal switch cap circuit!!!what is the problem???the accuracy is 0.024%.result are for same simulation.(plz see the attached pic).
thx.
Back to top
 
 
View Profile   IP Logged
Garrett.Neaves
Junior Member
**
Offline

Analog Design
Engineer

Posts: 18
United States
Re: settling time
Reply #1 - Apr 5th, 2012, 4:28pm  
Your picture appears to not be attached.

Garrett
Back to top
 
 
View Profile WWW   IP Logged
medya
Junior Member
**
Offline



Posts: 14
Re: settling time
Reply #2 - Apr 5th, 2012, 10:08pm  
I'm sorry for this mistake.
Back to top
pic.rar  
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.