Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 2
nd
, 2024, 5:18pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› MOM Cap Layout Connection
‹
Previous topic
|
Next topic
›
Pages: 1
MOM Cap Layout Connection (Read 771 times)
hacksgen
Ex Member
MOM Cap Layout Connection
Jun 24
th
, 2012, 1:04pm
Hello everyone,
I have a very question regarding MOMCAP in UMC 90nm process. I have not used MOMCAP for my design till now and I wish to try them out. I see that the symmettric MOMCAP in schematic has three terminals Plus, minus and bulk. In the layout I see only the two terminals Plus and Minus. I dont see a Bulk connection as such. Is the bulk connection in MOMCAP same as that for PMOS. That is should I draw a Nwell around the MOMCAP and connect it to VDD or is it something different.
Please let me know how the bulk connection is to be made in the layout for MOMCAP.
I am using the guard ring option around the momcaps.
Assura LVS gives me a Malformed device error for the MOMCAP when I run it only on a layout containing just the momcap and some pins.
It does not recognise the MOMCAP bulk.
Any Help would be appreciated.
Regards
Back to top
IP Logged
aaron_do
Senior Fellow
Offline
Posts: 1398
Re: MOM Cap Layout Connection
Reply #1 -
Jun 24
th
, 2012, 10:24pm
hi,
the bulk refers to the substrate, so it should be the connection to the guard rings surrounding the MOM.
regards,
Aaron
Back to top
there is no energy in matter other than that received from the environment - Nikola Tesla
IP Logged
hacksgen
Ex Member
Re: MOM Cap Layout Connection
Reply #2 -
Jun 25
th
, 2012, 12:42am
Hi aaron,
Thanks for the reply.
My current test schematic consists of the MESH MOMCAP which has five terminals. Two plus and two minus alongwith a bulk terminals.
In the layout I create the MESH MOMCAP and attach five pins to the capacitor. THe bulk pin as you said , I placed on the gaurd ring surrounding the MOMCAP.
I run assura but it still does not recognise the bulk connection at all.. It always gives me the malformed_device_MOM_MESH_SY_PSUB error.
Have I done something wrong here?.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.