The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 3:29am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › RF Design › Moved: how can i use  asitic  to simulate and design the PGS inductor on chip
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Moved: how can i use  asitic  to simulate and design the PGS inductor on chip (Read 836 times)
coolliu
New Member
*
Offline



Posts: 1
Moved: how can i use  asitic  to simulate and design the PGS inductor on chip
Jul 17th, 2012, 7:09pm  
This Topic has been moved to Physical Verification, Extraction and Analysis by Ken Kundert.
Back to top
 
« Last Edit: Jul 18th, 2012, 2:12pm by Ken Kundert »  
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.