Designer’s Guide Community

Pages: 1

what is the current equation to be used for hand calculation in 65nm? (Read 3419 times)

elektra New Member Offline Posts: 2	what is the current equation to be used for hand calculation in 65nm? Aug 13^th, 2012, 1:19am I have to design CDR which operates at 5GBPS in 65nm UMC technology. What is the saturated current equation for hand calculations...Even if the answer lies 20% around the accurate value..its ok for me...
Back to top	IP Logged

A Kumar R

Community Member

Offline

Posts: 72
India

Re: what is the current equation to be used for hand calculation in 65nm?
Reply #1 - Aug 14^th, 2012, 5:41am

Hi,

You can simulate a transistor and find out the correction factor. What i mean is that if your transistors are not obeying the quadratic equation of the saturated current then you can find out the approximate "power" using this method. May be ~1.3 will be the power in those technologies but i am not sure...correct me if am wrong..

Thanks
Anil Reddy

IP Logged

raja.cedt Senior Fellow Offline Posts: 1516 Germany	Re: what is the current equation to be used for hand calculation in 65nm? Reply #2 - Aug 14^th, 2012, 8:21am use this pap Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas
Back to top	IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: what is the current equation to be used for hand calculation in 65nm? Reply #3 - Sep 19^th, 2012, 7:42am plot a set of bias curves for the transistors at a fixed geometry. Use W/L scaling to get to the desired current. Done.
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

carlgrace

Senior Member

Offline

Posts: 231
Berkeley, CA

Re: what is the current equation to be used for hand calculation in 65nm?
Reply #4 - Nov 9^th, 2012, 10:02am

loose-electron wrote on Sep 19^th, 2012, 7:42am:

plot a set of bias curves for the transistors at a fixed geometry.

Use W/L scaling to get to the desired current.

Done.

Strongly agree with this. A bunch of hand calculation with square-law models will be a waste of time.

I'd suggest you look into the gm/I design methodology. It works really well with nanometer processes.

IP Logged

Pages: 1

‹ Previous topic | Next topic ›