The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 7:18am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › RF Simulators › How to simulate 1/f noise reduction of CDS in simulator
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
How to simulate 1/f noise reduction of CDS in simulator (Read 1505 times)
analog_design
Junior Member
**
Offline



Posts: 23
INDIA
How to simulate 1/f noise reduction of CDS in simulator
Aug 16th, 2012, 9:09am  
Hi,

I have designed CDS circuit. As given in literature, CDS reduce Flicker noise and sampling noise / KT/C noise. I know that, we can calculate KT/c through Transient Noise simulation in spectre. But, Please, let me know how can we simulate  1/f noise  reduction through CDS


Back to top
 
 
Warm Regards
View Profile analog_design   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.