module wires_to_vec(a, b, q); input a, b; output [0:1] q; electrical a, b; electrical [0:1] q; analog begin V(q[0]) <+ V(a); V(q[1]) <+ V(b); end endmodule