The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 4th, 2024, 11:18pm
Pages: 1
Send Topic Print
To increase the unity gain bandwidth of one rail-to-rail output amplifier (Read 5937 times)
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
To increase the unity gain bandwidth of one rail-to-rail output amplifier
Mar 10th, 2013, 7:43am
 
Hi Guys,

I have a PMOS input rail-to-rail output amplifier, which has around 500MHz ~ 600 MHz unity gain frequency. What can I do to increase he unity gain bandwidth without sacrifice too much voltage headroom of the output stage.

The load is a 1pF cap and 4kΩ resistor in parallel. Any comments are appreciated.

Best Regards,
Yawei
Back to top
 

class_AB_output_002.png
View Profile   IP Logged
Vladislav D
Community Member
***
Offline



Posts: 76
The Netherlands
Re: To increase the unity gain bandwidth of one rail-to-rail output amplifier
Reply #1 - Mar 10th, 2013, 9:10am
 
Hi,
Headroom has nothing to do with bandwidth! Looks like you don't understand fundamental trade-off in amplifiers design. I would recommend to read some basic books. For example, "Analog Design Essential" by W. Sansen.

If the amplifier designed properly (questionable? maybe), unity-gain-bandwidth product is defined by the compensation capacitor and and the tail current of the differential pair. So, increasing tail current or decreasing compensation capacitor improves UGBWP. To keep the same PM you have to increase the quiescent current of the output stage. I assume, you cannot decrease a load cap. Therefore, increasing BW leads to a larger current consumption.

Of course, my description is too optimistic since you have already a very high bandwidth. Various small parasitic poles at different nods can affect frequency response of an amplifier. So, more design efforts will be needed.

Back to top
 
 
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: To increase the unity gain bandwidth of one rail-to-rail output amplifier
Reply #2 - Mar 10th, 2013, 2:06pm
 
Hello ywugo,
as vladislav pointed out you can refer a good book or Design procedures for a fully differential folded-cascode CMOS operational amplifier.
Here are the few Common guidelines.
1.A well compensated Amplifier UGB will be gm/Cc, so roughly estimate  these values
2. Place other non dominate poles >2*UGB, like output pole  gm2/Cl and one more pole very specific to folded cascode at the current summation node (gm39/cap).
3. If you want to adjust slightly this design without doing from starting, increase tail current and as well as cascode stack or output stage current, whichever pole  dominate's.
4.Adjust output pole by increasing current and device size, so as not to compromise on output swing.

Thanks,
Raj.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
Kevin Aylward
Community Member
***
Offline



Posts: 52

Re: To increase the unity gain bandwidth of one rail-to-rail output amplifier
Reply #3 - Jul 6th, 2013, 7:22am
 
Replace current sources M20 and M21 with resistors and setup the cascode bias accordingly with mirrored a device and resistor. This will greatly reduce the capacitance on their nodes, at the expense of DC gain, possibly. Increase the lengths of most devices and eliminate their m multipliers. This will reduce their parasitics. Regarding headroom and bandwidth. Yes they do interact. If a reduced output voltage swing could be tolerated, then a push/pull source follower could be added, with the 2nd gain stage then greatly reduced in size, reducing its capacitance loading. The modified topology might well allow for higher bandwidth. Do you actually need a class B output?
Back to top
 
 

Kevin Aylward
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.