The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 19th, 2024, 6:15pm
Pages: 1
Send Topic Print
biasing transistor for LNA (Read 1451 times)
neo dili
New Member
*
Offline



Posts: 2

biasing transistor for LNA
May 29th, 2013, 12:14am
 
Hi,
I am newbie in RF IC design and presently working to design an LNA at 2.4GHz.I have a doubt .I used a cascode arrangement with current mirror for biasing.the problem is once I did the dc analysis and printed the dc operating point in cadence virtuso(UMC 180nm tech) the value obtained for Cgs=-124.3f and gm=34.74m.the transition frequency ,wt=gm/Cgs=279G .is this value  very large since Ls=Rin/wt and if Rin=50ohm,Ls will be 0.179nH !!!!
where shall be the mistake?????

Thanks in advance
Back to top
 
 
View Profile   IP Logged
neo dili
New Member
*
Offline



Posts: 2

Re: biasing transistor for LNA
Reply #1 - May 29th, 2013, 9:00pm
 
I am also attaching my work,kindly take a look and help out
Back to top
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.