The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 8:38pm
Pages: 1
Send Topic Print
Monte-Carlo simulation and writing to file from VerilogA (Read 580 times)
sutapanaki
Community Member
***
Offline



Posts: 41

Monte-Carlo simulation and writing to file from VerilogA
Jul 11th, 2013, 12:11am
 
I'm running 100 MC simulations from ADEXL. My setup includes a verilogA block which among other things also writes results to a file. The problem I'm having is that in my case 10 MC runs use the same process and each one of them overwrites the content of the file from the previous run. So, at the end I don't have the results from all 100 MC runs but maybe just from the last 10. I can't have 100 separate processes running 100 MC runs because of licensing restrictions. Can anyone suggest a way to either have each MC run write to a separate file or how to use $fopen to append to a file and not overwrite it?
Thanks.
Back to top
 
 
View Profile   IP Logged
boe
Community Fellow
*****
Offline



Posts: 615

Re: Monte-Carlo simulation and writing to file from VerilogA
Reply #1 - Jul 15th, 2013, 7:15am
 
Sutapanaki,
see Verilog-AMS L(anguage)R(eference)M(anual) (http://www.designers-guide.org/VerilogAMS/).
- B O E
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.