The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 25th, 2024, 11:28pm
Pages: 1
Send Topic Print
Mixed-signal decoupling capacitors (Read 1905 times)
abcyin_DG
New Member
*
Offline



Posts: 7

Mixed-signal decoupling capacitors
Aug 08th, 2013, 6:41pm
 
Hi, all,

we are designing a mixed signal chip, somebody told me that there should no on-chip decoupling cap for the digital blocks, which should be decoupled with off-chip capacitors, I am wondering that is this true or false?

What is the right way for such mixed signal chip decoupling?

Thanks in advance,
abcyin
Back to top
 
 
View Profile   IP Logged
Kevin Aylward
Community Member
***
Offline



Posts: 52

Re: Mixed-signal decoupling capacitors
Reply #1 - Aug 9th, 2013, 8:01am
 
False. Suppose a million gates switch with 1A in 100ps at 10nH of bond inductance? It’s 100V. If there is a lot of digital switching, local, on chip capacitance must be spread throughout the chip. Off chip capacitance for switching spikes, is useless. However… this question leads to sure follow-up advice…make sure you have digital power grounds, analog 0V power rails and analog reference grounds only meeting at ONE star point. It can not be stressed enough that analog 0V for POWERING analog blocks is NOT analog ground. Typically, you will need DIGVSS, ANAVSS, ANAGND, ANAREFGROUND, DIGVDD, ANAVDD, ANAVREF, and more, because there often analog signals that are pure accurate, references, with no or little current in them, and analog signals that have current, but that current should not corrupt other analog reference signals.  A mixed signal chip will certainly fail if the power and grounds are not done correctly.
Back to top
 
 

Kevin Aylward
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.