The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 2nd, 2024, 7:18pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › How do you guys plot layout of a high-resolution DAC?
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
How do you guys plot layout of a high-resolution DAC? (Read 1364 times)
dafaa
New Member
*
Offline



Posts: 1
Irvine, CA
How do you guys plot layout of a high-resolution DAC?
Aug 22nd, 2013, 11:45pm  
For DACs with a bit number larger than 12, how do you guys plot layout? There may be thousands of transistors and it make take weeks to finish...

Thanks!
Back to top
 
 
View Profile WWW   IP Logged
carlgrace
Senior Member
****
Offline



Posts: 231
Berkeley, CA
Re: How do you guys plot layout of a high-resolution DAC?
Reply #1 - Aug 26th, 2013, 3:58pm  
Do you mean draw layout?  If so usually there is some regularity to the layout so you can focus on a cell layout and then tile it.  If you're talking about making a physical plot you will have to use a plotter.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.