The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 2nd, 2024, 7:18am
Pages: 1
Send Topic Print
question on the loop gain of this circut (Read 2057 times)
RaDex
Junior Member
**
Offline



Posts: 10

question on the loop gain of this circut
Sep 06th, 2013, 12:41am
 
Hi , I recently joined this forum.  
Iam working on the design of a fully differential folded cascode ota to be used in a switched capacitor integrator block of a sigma-delta modulator. Iam using Cadence IC614 for circuit design and simulation. I did some simulation to check the open loop gain, GBW shown below.
Next I made a testbench to measure the loop gain and phase margin by Stb analysis.
Question is on the loop gain as its around -12db which is not correct. Am I doing something wrong here ? Plz suggest
Back to top
 

gain_bandwidth.png
View Profile   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #1 - Sep 6th, 2013, 1:26am
 
Test bench for open loop gain.
Back to top
 

pic1.png
View Profile   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #2 - Sep 6th, 2013, 1:31am
 
folded cascode fully differential amplifier with cmfb
Back to top
 

pic2_001.png
View Profile   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #3 - Sep 6th, 2013, 1:35am
 
testbench for loop gain simulation. R1=R2=1Kohms.
Back to top
 

pic_001.png
View Profile   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #4 - Sep 6th, 2013, 1:37am
 
loop gain and phase margin
Back to top
 

loopgain.png
View Profile   IP Logged
Frank Wiedmann
Community Fellow
*****
Offline



Posts: 678
Munich, Germany
Re: question on the loop gain of this circut
Reply #5 - Sep 6th, 2013, 4:57am
 
Something strange seems to be happening in your simulation setup. The annotation of the DC operating points shows 897.3 mV at the input of the diffstbprobe and 0 V at its output. You should of course have the same voltage on both sides. You might want to try if the obsolete cmdmprobe works better for you or build your own diffstbprobe from two ideal baluns connected back-to-back with iprobes between them.
Back to top
 
 
View Profile WWW   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #6 - Sep 6th, 2013, 10:09am
 
i used cmdmprobe but still got th same result
Back to top
 

circuit_002.png
View Profile   IP Logged
RaDex
Junior Member
**
Offline



Posts: 10

Re: question on the loop gain of this circut
Reply #7 - Sep 6th, 2013, 11:11am
 
i used two back to back baluns with iprobes in between but no change

Can someone help?
Back to top
 

circuit1.png
View Profile   IP Logged
nat
New Member
*
Offline



Posts: 8
Warsaw
Re: question on the loop gain of this circut
Reply #8 - Sep 6th, 2013, 4:34pm
 
The load of an OTA should be purely capacitive. By closing the loop the way you did (with small resistors), you have loaded your amplifier with resistance, which have caused OTA to fail.

If you want to to that you should add output buffer to an OTA (make an opamp out of it:) )
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.