The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 23rd, 2024, 10:29pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › switched capacitor integrator satuartion and low dynamic range
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
switched capacitor integrator satuartion and low dynamic range (Read 1444 times)
jovial
Junior Member
**
Offline



Posts: 19
switched capacitor integrator satuartion and low dynamic range
Jan 07th, 2014, 9:03pm  
Hello everyone !!!
I am simulating a switched capacitor based integrator in Cadence. the problem is that the integrator saturates for very low values of input voltages. Also if i give a sinewave input of 100mV amplitude (riding over 0.9V dc; for 180nm technlogy), the output shows a sinewave which never goes below 0.9V.

Can somebody expalin the reason why??? is the output correct???
Back to top
 
 
View Profile   IP Logged
carlgrace
Senior Member
****
Offline



Posts: 231
Berkeley, CA
Re: switched capacitor integrator satuartion and low dynamic range
Reply #1 - Jan 10th, 2014, 6:14pm  
You need to give us a LOT more information than that.  

What is your schematic?  
Are you using ideal amplifiers?
What are you using for switches?
What is your integrator DC gain?
and so on
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.