Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 3:58pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› lna NF
‹
Previous topic
|
Next topic
›
Pages: 1
lna NF (Read 3061 times)
mixed_signal
Senior Member
Offline
Posts: 183
lna NF
Apr 20
th
, 2014, 6:35pm
I am designing a square law LNA. But when I replace ideal inductors with non-ideal (Q=14) ones then NF increases by 6dB!!! Can anyone suggest whats happening?
Back to top
IP Logged
mixed_signal
Senior Member
Offline
Posts: 183
Re: lna NF
Reply #1 -
Apr 20
th
, 2014, 6:37pm
inductors for i/p matching network
Back to top
IP Logged
aaron_do
Senior Fellow
Offline
Posts: 1398
Re: lna NF
Reply #2 -
Apr 20
th
, 2014, 6:41pm
Is the frequency response still the same? Perhaps you didn't take into account the parasitic capacitance? Does it have anything to do with this being a square-law LNA (not sure what that is...)?
Aaron
Back to top
there is no energy in matter other than that received from the environment - Nikola Tesla
IP Logged
mixed_signal
Senior Member
Offline
Posts: 183
Re: lna NF
Reply #3 -
Apr 22
nd
, 2014, 7:12am
I am sorry! Its a square law mixer. Using nonlinearity (MOS square law) for downconversion.
Back to top
IP Logged
Mir
Junior Member
Offline
Posts: 25
Kashmir
Re: lna NF
Reply #4 -
Apr 27
th
, 2014, 12:45am
matching needs to be done properly
Back to top
With Regards
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.