The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 16th, 2024, 2:41pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › RF Design › Modern NTF of DSM-Frac-N PLL Synthesizer
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Modern NTF of DSM-Frac-N PLL Synthesizer (Read 1253 times)
cheap_salary
Senior Member
****
Offline



Posts: 162
Modern NTF of DSM-Frac-N PLL Synthesizer
Jul 13th, 2014, 4:18am  
In classical Delta-Sigma-Modulation-Fractional-N PLL synthesizer, NTF is following.
NTF=(1-z^-1)^order, all zeros is located at freq=0.
And this NTF is realized by MASH structure.

What NTF is realized in Modern NTF of DSM-Frac-N PLL Synthesizer ?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.