A Kumar R
Community Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif)
Offline
Posts: 72
India
|
Hi supermoment,
If the size alone is your concern, you can keep the transistor in triode. However, it would increase the voltage swing at the gate which in-turn demands the design of the previous stage for higher voltage swings which may not possible. This situation is particularly worse when you have to supply highest load current at lowest supply voltage and at SS -40.
as raja.cedt pointed out, AC PSRR will get affected, because, if the transistor is in triode then vds will also control the current through the channel which will effect output voltage. This will happen at those frequencies where loop can no longer regulate the output voltage (happens roughly beyond unity-gain frequencies of the loop).
Any comments are welcome.
Bye.
|