repah
|
Hello,
I am designing a differential CMOS LNA with a 60ohm differential source impedance and a 200ohm output impedance.
When I am sizing by devices and doing simulations, what impedance should I use in Cadence's ports ? Should I design a half of the differential LNA and then add the other half ? What approach is best ?
Any advice or resources would be helpful.
Thanks!
|