The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 19th, 2024, 6:41am
Pages: 1
Send Topic Print
current distribution in ESD problem (Read 1619 times)
dog1
Community Member
***
Offline



Posts: 52

current distribution in ESD problem
Jul 02nd, 2015, 1:11pm
 
Hi everyone,

I have a problem about the current distribution in parasitic bipolar during ESD event.  You can find in the attached picture a top view of an example circuit. it is a diode used for ESD event. the cathode is a deep nwell and the anode is an isolated pwell sits in the NEWLL. To avoid current crowding, the PWELL is connected at point A while the NWELL is at B. However, there is a parasitic PNP between pwell-nwell-substrate. Let's say, the pad is connected to the PWELL and NEWLL connected to GND. When there is positive ESD applied to the PWELL, the bipolar is also on. I wonder where the connection to the substrate should be so that current will not crowd. Does anyone have any idea about it?

I think it should not matter where the substrate will be connected, since the base-emitter junction of the PNP, which is not affected by the distrution of the collector, is evenly distributed acorss the current path, and evenly inject current into the base. The current is then picked up by the collector evenly. However, this is just some personal thought. Does anyone have any knowledge or experience about it?

THX!
Back to top
 

TOP_VIEW_ESD.png
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: current distribution in ESD problem
Reply #1 - Jul 6th, 2015, 5:59pm
 
Your layout needs to be able to absorb injected currents on the order of 1-10 amps (yes AMPS) of current briefly.

Consequently you need large junction spaces, heavily contacted connections and large metal interconnects.

As a start - treat it as an IR problem and start looking at the resistance of every contact, junction and interconnect.

I/O cells are big for a reason, and the reason is ESD.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.