The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 27th, 2024, 4:31am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › Phase margin in closed loop
‹ Previous topic | Next topic ›
Pages: 1 2 
Send Topic Print
Phase margin in closed loop (Read 3453 times)
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Phase margin in closed loop
Reply #15 - Sep 06th, 2016, 7:20pm  
Quote:
1) does my setup for measuring loop gain with iprobe look right to you?

Yes, as long as the two feedback resistors are part of the final circuit.
Quote:
2) I have seen a lot of people use the LC network setup with AC source above to measure loop gains of LDOs, bandgap references etc. Am I right in saying that you don't recommend it and stb is the right way to go about things?

Correct. And now you have seen an example of why it is not recommended.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
tenso
Junior Member
**
Offline



Posts: 30
USA
Re: Phase margin in closed loop
Reply #16 - Sep 6th, 2016, 7:24pm  
Thanks a lot, Ken. I hope someone looking up stb analysis  benefits from this thread.
Back to top
 
 
View Profile   IP Logged
Pages: 1 2 
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.