Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 17
th
, 2024, 5:42am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› Low Noise Amplifier Design
‹
Previous topic
|
Next topic
›
Pages: 1
Low Noise Amplifier Design (Read 1648 times)
aleemarp
New Member
Offline
Posts: 1
Low Noise Amplifier Design
Feb 22
nd
, 2017, 1:54am
I am working with a Low Noise Amplifier (LNA) design using gpdk 180 technology from cadence.The simulations are done in cadence virtuoso Spectre in 2-3GHz range at 1.8V supply. I have the following queries.
1. Whether a Noise Figure less than 1dB(simulated) is an acceptable value?
2. I am using simple 'nmos' in the gpdk library. Whether I have to use the foundry library or RF library?
3. For layouting the LNA whether the gpdk library is suitable. ( I have done the post layout simulation of the LNA. But I am getting a negative gain and very high value of NF)
Back to top
IP Logged
Hammad33
Junior Member
Offline
Posts: 11
Re: Low Noise Amplifier Design
Reply #1 -
Mar 13
th
, 2017, 10:35pm
For your first question, many practical LNAs (good ones) have NF less than 1 dB. So, yes in simulation, an LNA can have less than 1 dB NF.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.