DanielLam
|
For the pnoise sim, I basically run a jitter sim, integrate the jitter, and divide by a peak gain. I was running a 2-4 GHz clock. Each sim (PSS+Pnoise) took about max a minute. 10 sidebands, moderate tolerances.
For my comparator with different fclk (which means sidebands and integration limit changes). Also, the clock was a square pulse with the same rise/falltime of 5 ps:
100M : 210 uVrms (jitter 70m) 1G : 373 uVrms (jitter 124m) 2G: 376 uVrms (jitter 123m)
I had a difference, and I think it was due to the integrated jitter range (along with the comparator characteristics). I didn't look any deeper after that.
|