Hi all,

Is there a way to estimate the resources usage for a particular module
written in Verilog-AMS? I'm using Cadence.

Thanks,

Note: Admin would you please move this topic to Verilog-AMS section.
I placed it here by mistake.