neoflash
Community Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](http://avatar.elektroda.net/gallery/00fun/download.php-1072.gif)
Mixed-Signal Designer
Posts: 397
|
Hi guys,
I have a question about 5V LDMOS on GF and TSMC 40LP process.
Lightly doped drain can increase the VDS tolerance greatly. However, oxide stress condition should not be improved by LDMOS structure.
How does 5V LDMOS with 3.3v oxide achieve VGD 5V tolerance in off state (VG=0, VD=5V)?
Regards, Neo
|