The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 20th, 2019, 3:26am
Pages: 1
Send Topic Print
Settling of switched capacitor Circuit in hold mode (Read 140 times)
Mohamed Osama
New Member
*
Offline



Posts: 1

Settling of switched capacitor Circuit in hold mode
Mar 23rd, 2019, 7:12am
 
Hello everyone
I want to ask about something in the unity gain sampler
the images are from Razavi's book "Design of Analog CMOS"

He says through the chapter 13  of switched capacitor circuit that node x is floating and hence its charge must be conserved, however when he explained the settling in the hold me he allowed the voltage of node x to change very abruptly so that the KVL holds, however does not that violate the conservation of charge at that node? Notice that : Vout starts at 0 voltage, and the voltage across CH is Vo due to sampling phase also Vx was 0 voltage before that jump.
Back to top
 

P2.PNG
View Profile   IP Logged
kabir_fakir
Junior Member
**
Offline



Posts: 29

Re: Settling of switched capacitor Circuit in hold mode
Reply #1 - May 7th, 2019, 5:42am
 
To understand this I will suggest you to have the look on the lecture notes/Vedios of Vishal SAXENA,where is explained in a lucid way
here is the link
https://www.lumerink.com/pages/teaching.html

Also there is another Prof. Dr. Shanti Pavan. There are free youtube vedios of him on switch capacitor circuits, which would be very useful to buildup the fundamental concepts.

Good LUCK!
Back to top
 
 

Always a learner and will be .
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.