as_rf
New Member
Offline
Posts: 7
|
Hi all,
Lets say I have designed a full circuit PLL (not behavioral). I run transient simulation and it works (locks) perfectly.
Which type of simulation I should do in cadence virtuoso to observe the final closed loop phase noise plot ?
Thank you.
|