Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 4
th
, 2024, 4:16pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› Root locus and Nyquist plots in cadence virtuoso ADE
‹
Previous topic
|
Next topic
›
Pages: 1
Root locus and Nyquist plots in cadence virtuoso ADE (Read 375 times)
iVenky
Senior Member
Offline
Posts: 101
Silicon Valley
Root locus and Nyquist plots in cadence virtuoso ADE
Jan 18
th
, 2021, 4:49pm
Hi,
Is there a way to plot root locus and Nyquist plots in Cadence virtuoso (for example, when we run stb analysis for a feedback system)?
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: Root locus and Nyquist plots in cadence virtuoso ADE
Reply #1 -
Jan 19
th
, 2021, 12:38am
You can do a Nyquist plot by plotting the imaginary part of the loop gain against its real part.
Back to top
IP Logged
iVenky
Senior Member
Offline
Posts: 101
Silicon Valley
Re: Root locus and Nyquist plots in cadence virtuoso ADE
Reply #2 -
Jan 28
th
, 2021, 11:54am
Thanks, do you know if there is a way to do root locus for an stb simulation?
I would just like to find the location of poles/zeros based on an stb simulation and that's the purpose.
Back to top
IP Logged
iVenky
Senior Member
Offline
Posts: 101
Silicon Valley
Re: Root locus and Nyquist plots in cadence virtuoso ADE
Reply #3 -
Jan 29
th
, 2021, 3:09pm
Is it fundamentally possible to find poles and zeros in stb analysis?
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: Root locus and Nyquist plots in cadence virtuoso ADE
Reply #4 -
Feb 1
st
, 2021, 1:08am
I don't think so. Spectre also has a pz analysis, but I have never used it.
Back to top
IP Logged
iVenky
Senior Member
Offline
Posts: 101
Silicon Valley
Re: Root locus and Nyquist plots in cadence virtuoso ADE
Reply #5 -
Feb 1
st
, 2021, 7:53pm
I see. Thanks! I wish there was a way to find the location of poles and zeros approximately with stb analysis if I input an estimate of number of poles and zeros in the system.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.