The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jun 28th, 2024, 7:12am
Pages: 1
Send Topic Print
Lag-Lead Filter Design (Read 4163 times)
elec_eng
New Member
*
Offline



Posts: 4

Lag-Lead Filter Design
Mar 16th, 2007, 6:59am
 
Hi.


I need to use a lag-lead filter. The configuration of this filter can be seen on the attachment.

It will be used on a PLL cirucit with chip LM565. The data sheet can be found at:  http://www.national.com/ds/LM/LM565.pdf

I need to work out the values for C1, C2 and R2 if the cut off frequency is 1kHz.

What equations can i use?

OR

What would the values for C1, C2 and R2 need to be?

Please help. Thanks.
Back to top
 

Lag-Lead_Filter.JPG
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.