Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 7:29am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
RF Simulators
› How to find the Phase Noise for the DIVIDER
‹
Previous topic
|
Next topic
›
Pages: 1
How to find the Phase Noise for the DIVIDER (Read 7670 times)
Ricky Chen
Community Member
Offline
Posts: 49
How to find the Phase Noise for the DIVIDER
Mar 25
th
, 2012, 9:01pm
Dear all,
I want to simulate the phase noise of my divider which take input differential clock source (ideal). Some phase recombinations circuits after the divider give me multiple phase outputs. I want to see the phase noise of each phase output
Can any body tell how can I do the phase noise simulation of my divider. ( please point to any suitable documents)
I want to do following simulations with the divider
1) simulate without any phase noise in the clock
2) simulate with certain amount phase noise in the clock
3) Lastly, I want to make some trasnsistors of the divider NOISELESS and then do the phase noise simulation
I could make the flicker noise of desired MOS transistors zero but How can I make their thermal NOISe zero.
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: How to find the Phase Noise for the DIVIDER
Reply #1 -
Mar 26
th
, 2012, 2:31am
I'm not sure if this is possible. However, if you are using Cadence, you should be able to get all the information you need with a single simulation run by using the Noise Summary feature of ADE.
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: How to find the Phase Noise for the DIVIDER
Reply #2 -
Mar 28
th
, 2012, 5:03am
Andrew Beckett has just pointed out at
http://www.cadence.com/community/forums/T/22011.aspx
that it is in fact possible in Spectre to turn off or on the noise of specified devices.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
»» RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.