The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 29th, 2024, 6:25pm
Pages: 1
Send Topic Print
Thermal Noise in Spectre (Read 6325 times)
mateenfl
New Member
*
Offline



Posts: 5

Thermal Noise in Spectre
Oct 22nd, 2003, 7:12am
 
Hello,

The gate referred thermal noise density for MOS is given in many books as 4KT(2/3*gm).

It is also mentioned this equation is valid only for long channel devices. For short channel devices, this is mentioned to be 2 to 5 times larger (called the excess noise factor)

Does Spectre take into account this excess noise factor for short channel devices e.g. at 0.18u, when performing noise analysis? (How can I determine this excess noise factor through device models/simulations etc?)

Kind Regards,
Faisal Mateen
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Thermal Noise in Spectre
Reply #1 - Oct 22nd, 2003, 10:22am
 
The factor of 2/3 is a model parameter that can be set in most of Spectre's MOS models. Currently I am away from my desk and cannot tell you the name of the parameter, but if you run "spectre -h model", where model is the type of the MOS model you are using (bsim3v3, etc.), and look at the noise parameters, you should be able to find it easily.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
skippy
Junior Member
**
Offline



Posts: 26

Re: Thermal Noise in Spectre
Reply #2 - Oct 22nd, 2003, 12:21pm
 
The 2/3 factor in the expression is analytically derived for the onset of saturation.  The factor approaches 1 as VDS approaches 0.  I don't believe analytical expressions exist beyond saturation, but please let me know if you are aware of any.

At short channel lengths there are many additional effects.  As gate oxides get thinner, there is also shot noise through the gate.

A derivation by van der Ziel appears in his 1986 book, "Noise in Solid State Devices and Circuits."  There are several papers which discuss the equivalence of his model with those used in BSIM.

The excess noise factor could be best found through measurement or numerical device simulation.  I would suspect that this factor varies with both gate and drain bias.
Back to top
 
 
View Profile   IP Logged
Paul
Community Fellow
*****
Offline



Posts: 351
Switzerland
Re: Thermal Noise in Spectre
Reply #3 - Oct 23rd, 2003, 12:13am
 
The additional noise in short-channel devices is due to velocity saturation and hot-carriers. As far as I know, the effect of hot carriers on the thermal noise is still discussed today and some people disagree. Some papers on the subject:

P. Klein,  "An analytical thermal noise model of deep submicron MOSFETs",  IEEE Electron Device Lett., vol. 20, pp. 399 401, Aug. 1999.
http://www.cr.org/MSM2002/program/WCM2002tut-Enz.pdf
http://www.unibw-muenchen.de/campus/ET4/publikationen/knob101.pdf
http://www.ece.mcmaster.ca/~chihhung/Publication/ED2002_ChannelNoise.pdf

Some people also consider gate induced noise, only modeled in BSIM4 AFAIK.

Paul
Back to top
 
 
View Profile WWW   IP Logged
qiushidaren
Community Member
***
Offline

I am a lovely
MOSFET!

Posts: 86
Chengdu
Re: Thermal Noise in Spectre
Reply #4 - Jul 16th, 2007, 9:35am
 
By the way Paul, what's AFAIK stand for here?

-Terry
Back to top
 
 
View Profile WWW   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Thermal Noise in Spectre
Reply #5 - Jul 16th, 2007, 2:13pm
 
AFAIK = as far as I know
Back to top
 
 
View Profile WWW   IP Logged
qiushidaren
Community Member
***
Offline

I am a lovely
MOSFET!

Posts: 86
Chengdu
Re: Thermal Noise in Spectre
Reply #6 - Jul 16th, 2007, 6:47pm
 
Thanks Ken, haha, I thought it standed for some modeling techniques or something, I am not a native speaker.

-Terry
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.