The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 21st, 2020, 8:43am
Pages: 1
Send Topic Print
Resistance in CMOS process (Read 2023 times)
New Member

Posts: 4

Resistance in CMOS process
Feb 09th, 2004, 5:25pm
Can someone please provide info. on how to do a layout for  P+/N+ silicide RF resistors in CMOS  technology.
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.