The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 26th, 2024, 2:16am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › RF Design › Resistance in CMOS process
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Resistance in CMOS process (Read 2350 times)
mreja
New Member
*
Offline



Posts: 4
Resistance in CMOS process
Feb 09th, 2004, 5:25pm  
Can someone please provide info. on how to do a layout for  P+/N+ silicide RF resistors in CMOS  technology.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.