The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 28th, 2024, 9:08pm
Pages: 1
Send Topic Print
accumulated jitter at the pll output (Read 2258 times)
seb
Guest




accumulated jitter at the pll output
Jun 21st, 2004, 2:18am
 
hi people,
in "modeling and simulation of jitter in pll frequency synthesizers", part "simulation and analysis", ken explains how to compute the phase noise of the closed loop pll, but in fig 11, he also plots the long time jitter Ji of the closed loop pll.

Is it computed from the phase noise ? from the length of the periods ?
as it's a statistic value, the "normal" way would be to do a lot of runs but i'm sure there's an easiest way i miss... i mean i see how Ji is related to the phase noise for a free running vco, or for an open loop CP (in which case it's constant), but for the output of the closed loop pll i'm a bit confused !  ???

thanks for answering me, and sorry if the question is too obvious !  ;D

Back to top
 
 
  IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.