The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 5th, 2024, 8:07am
Pages: 1
Send Topic Print
How to design a PLL according to specs? (Read 1611 times)
hanjiemy
Guest




How to design a PLL according to specs?
Jul 06th, 2004, 5:59pm
 
hi, every one.
for low vco jitter, I use hspice vco macro instead LC tank vco.

*********************************************
vcc vcc 0 2.7
vee vee 0 0

xin2 Vtune 0 out1 out1b vco f0=141meg kf=35meg phi=0.0 out_off=0.0 out_amp=0.1


.macro vco in inb out outb f0=100k kf=50k phi=0.0 out_off=0.0 out_amp=1.0
gs 0 s poly(2) c 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'
gc c 0 poly(2) s 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'
cs s 0 1n
cc c 0 1n
e1 s_clip 0 pwl(1) s 0 -0.1,-0.1 0.1,0.1
e out r s_clip 0 out_off '10*out_amp'
eb outb r s_clip 0 out_off '-10*out_amp'
.ic v(s)='sin(phi)' v(c)='cos(phi)'
vr r 0 1.86
.eom

*****************************************************

but after a few micro secs, it lost oscillation. ( this macro cell is no problem). can u encounted problem like this. what happen????

thanks
Back to top
 
 
  IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.