The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 5th, 2024, 8:23am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › Post layout simulation problem
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Post layout simulation problem (Read 2363 times)
Vignesh
Guest
Post layout simulation problem
Jul 11th, 2004, 6:56pm  
Hi,

I have problems with post layout simulation in Cadence. When I simulate the analog_extracted view, I get a spectre error saying -

"Error found by spectre during hierarchy flattening.
_v0:Terminals must not be connected together (to node '0')."

If someone could help me with this it would be nice.
Thank you,
Vignesh
Back to top
 
 
  IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: Post layout simulation problem
Reply #1 - Jul 13th, 2004, 2:16am  
What it means is that you have a voltage source with the terminals connected together (i.e. what the message says).

Something like this:

v1 (0 0) vsource dc=2

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.