I designed a sample and hold circuit by using a capacitance, a analog switch and a voltage follower. This design works fine for an input frequency of 5 MHz and a clock frequency of 100 MHz.
What should i do in order to run the same design for an input frequency of 125MHz and a sampling frequency of 2.5GHz.
I have designed an analog switch using six transistors(3 PMOS and 3 NMOS)