The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 1st, 2024, 3:42pm
Pages: 1
Send Topic Print
Basic question regarding pll noise modelling (Read 1945 times)
bhaijiamit
New Member
*
Offline



Posts: 3

Basic question regarding pll noise modelling
Feb 24th, 2005, 12:46am
 
I have following question regarding the voltage domain model to simulate the long term jitter for PLL.

1)Do we need to do any processing on the phase noise no. obtained from vco pnoise sim (like div by 2 to remove amplitude noise) to calculate the jitter no. for vco verilog model.
1) In the vco model why we need to multiply the jitter no by sqrt(2) when we are updating the jitter on both edges. (actually my verilog models are showing the ltj sigma sqrt(2) time more then my matamatica models)
2) What difference will it make if i update the jitter only on rising edge only and remove the multiplication factor of sqrt(2)
3) In the matlab script where exactly the multiplication factor of bin is taken care.
In order to avoid the scaling of resolution bandwidth, i changed the script there i multiplied the Sphi by T. Is it correct.
4) Can we take care of charge pump current noise by adding the random current source with sigma of integrated current noise at the control voltage node of pll.
5) Similarly can be add loop filter noise by adding random gaussian voltage noise with sigma of sqrt(kt/c).


Regards
-Amit
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.