The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 29th, 2024, 4:49am
Pages: 1
Send Topic Print
ncverilog simulation (Read 2286 times)
senthil
New Member
*
Offline



Posts: 1

ncverilog simulation
Apr 18th, 2005, 12:58am
 
HI

While simulating the ARM core   using the ncverilog simulator on a HPUX machine  , I am getting this error

ncsim: *internal* (rts_seghandler - SIGSEGV unexpected violation pc=0xc3b26b68 addr=0x2 )

While performing the same simulation on ther OS such as Linux and Solaris ,the above mentioned error is not occuring.

Kindly help me regarding this ...

Regards ,
Senthilvelan



Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: ncverilog simulation
Reply #1 - Apr 18th, 2005, 4:46am
 
You should contact customer support. However, as a first step, you might want to try seeing if you're using the latest version - you didn't mention what version you're using.

I'd suggest trying it in the latest IUS54 ISR to see if that fixes it, then contact customer support if it doesn't.

Unfortunately the error is fairly non-specific, and so it's hard to debug from the message alone.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.