ywguo
|
Eric,
I was busy in the past days. Sorry to reply late.
Since I havn't Baker's book, I only have a guess. The circuit looks like a flip-around sample and hold. The common mode input is set to Vcmo, common mode output voltage, at phi 1, instead of an independent common mode input voltage.
I have no idea that the delay from falling edge of phi 1 and the falling edge of phi 2. About the delay from the falling edge of phi 2 to the rising edge of phi 3, it seems to be a non-overlapping time. That means 0.5ns ~ 1ns is enough.
I hope it would be helpful.
Best regards, Yawei
|