The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 1st, 2024, 4:35pm
Pages: 1
Send Topic Print
Why no CAP and RES check report in LVS resul (Read 3898 times)
jayjay
Guest




Why no CAP and RES check report in LVS resul
Jun 30th, 2005, 2:14am
 
Dear all,

I am using the PDRACULA to do LVS, in the netlist there is description of CAP and RES such as:

Cp n1 n2 1p
xR2 n3 n4 rnwell l=100u w=3u

But there is no CAP and RES check report in the final LVS result. Would you please tell me why.

Thanks in advance
Jay
Back to top
 
 
  IP Logged
jayjay
Guest




Re: Why no CAP and RES check report in LVS resul
Reply #1 - Jun 30th, 2005, 10:09pm
 
I guess that the LOGLVS complier can not regonize the RES and CAP in the input netlist, is it right?
Back to top
 
 
  IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: Why no CAP and RES check report in LVS resul
Reply #2 - Jul 4th, 2005, 2:25am
 
In your CDL netlist, you need to have (at the top, although not on the first line):

Code:
*.BIPOLAR
*.CAPVAL
*.RESVAL
 



The *.BIPOLAR is needed in order for LOGLVS to realise that it is not a MOS-only design (the use of the word bipolar is a little archaic) - essentially, the idea was that resistors and capacitors would be representing parasitics, perhaps, and so should be filtered out in normal usage for LVS.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
jay_lin
New Member
*
Offline

big capacitor

Posts: 7

Re: Why no CAP and RES check report in LVS resul
Reply #3 - Jul 14th, 2005, 6:32am
 
Dear Andrew,

Thank you for your three-times' helps, I am so grateful.


Have a nice day!!
Jay
Back to top
 
 

Regards
Jay
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.