Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 16
th
, 2024, 6:32pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Modeling
›
Semiconductor Devices
› Pspice Modeling of BJT curve Ib vs Vbe
‹
Previous topic
|
Next topic
›
Pages: 1
Pspice Modeling of BJT curve Ib vs Vbe (Read 2810 times)
vjoshi
New Member
Offline
Posts: 5
Pspice Modeling of BJT curve Ib vs Vbe
Aug 05
th
, 2005, 12:56pm
Now I have setup my circuit as follows. There is a current source at the base with step curent of 200mA and then a resistor of 1 G ohm is connected . So how do i measure for getting Ib vs Vbe curve . I am getting a linear curve having a slope of 1 when i run the probe for Ib vs V: Q1(b) (ie ) voltage across Base and emitter.
Since the Base emitter junction is acting like a diode it should give me a flat curve for voltage less than threshold voltage and then at the voltage when the diode turns on it should give a vertical straight line high current at that threshold voltage.
So can u advice where i am doing wrong or can u refer to someone who could help me out.
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Pspice Modeling of BJT curve Ib vs Vbe
Reply #1 -
Aug 18
th
, 2005, 9:59am
A step current of 200mA? Could be that's too large, and the junction current is linearized to avoid blowing up the exponential.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
»» Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.