The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 21st, 2021, 2:58pm
Pages: 1
Send Topic Print
Dropout Voltage Simulation (Read 5080 times)
Raj
New Member
*
Offline



Posts: 4
India
Dropout Voltage Simulation
Sep 04th, 2005, 10:35pm
 
Hello ,
          Can anybody tell me How to do Dropout Voltage Simulation for a CMOS Voltage Regulator which converts 1.2V reference from BandGap to 1.8V output. Supply voltage is 3.3V. Any suggestion on test-setup for this simulation is greatly appreciated.

Thanks,
Packiaraj.V.
Back to top
 
 
View Profile packi_raj   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Dropout Voltage Simulation
Reply #1 - Sep 28th, 2005, 5:23am
 
Raj,

Would you please give the purpose of the simulation? Do you want to run transient simulation or AC simulation?


Yawei
Back to top
 
 
View Profile   IP Logged
sheldon
Community Fellow
*****
Offline



Posts: 751

Re: Dropout Voltage Simulation
Reply #2 - Sep 29th, 2005, 5:40am
 
Raj,

   Since you don't mention whether you are working on
a linear regulator or a switching regulator, let's assume
that you are interested in an LDO. In that case, just
use your standard testbench and do a dc sweep of
the input voltage and and look for the voltage when
the regulator goes out of regulation. At some point
the output voltage will change as the input voltage
changes, that is, voltage where the regulator goes
out of regulation. The difference between the input
voltage and the out voltage as the regulator goes
out of regulation is the Droput Voltage.

                                                     Best Regards,

                                                         Sheldon
Back to top
 
 
View Profile   IP Logged
Raj
New Member
*
Offline



Posts: 4
India
Re: Dropout Voltage Simulation
Reply #3 - Oct 5th, 2005, 7:22am
 
Hi Sheldon,
                  It is LDO regulator that employs an OPAMP and PMOS pass device. The PMOS pass device is connected to the output of OPAMP. Its source is connected to VDD and to the drain there are two resistors in series. The -ve OPAMP input is from the bandgap i.e., 1.2 Volt. +ve input is drawn from the middle point of two resistors connected at the drain of PMOS pass device.

                   When I swept the supply voltage VDD , the output voltage whose nominal value should be 1.8 Volt varies drastically. The output voltage also ramps when it is supposed to stay at 1.8 Volt (Line Regulation).
Any problem in circuit or way i understand?

Thanks in advance,
Packiaraj.V.
Back to top
 
 
View Profile packi_raj   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Dropout Voltage Simulation
Reply #4 - Oct 5th, 2005, 6:51pm
 
Raj,

What is the voltage range did you swept? Have you checked the voltage at the gate of the transistor gate?


Yawei
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2021 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.