Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 30
th
, 2024, 1:15pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› NQS effect in LNA design
‹
Previous topic
|
Next topic
›
Pages: 1
NQS effect in LNA design (Read 2660 times)
ssk_288
Junior Member
Offline
Miles to Go
Posts: 12
Bangalore
NQS effect in LNA design
Oct 17
th
, 2005, 7:01am
Hi,
I am designing a LNA to operate at 2.4 GHz. I am using the classical LNA design. How do I account for the channel charging resistance due to Non-Quasi static effect. I have set NQSmod = 1 in the model file but I do not see any variation in S11 due to this. I am using 0.13um technology.
regards
SUDHIR
Back to top
IP Logged
Paul
Community Fellow
Offline
Posts: 351
Switzerland
Re: NQS effect in LNA design
Reply #1 -
Oct 19
th
, 2005, 12:26am
Hi Sudhir,
if you use minimum channel length devices in the technology you use, I would guess the QS assumption holds in the 2.4GHz region. What is your upper frequency limit when running S-parameter simulation?
Paul
Back to top
IP Logged
ssk_288
Junior Member
Offline
Miles to Go
Posts: 12
Bangalore
Re: NQS effect in LNA design
Reply #2 -
Oct 21
st
, 2005, 10:41pm
Hi Paul
Thanx for replying
Actually I am designing a Zigbee compliant transceiver. The frequency range of operation is from 2.405 GHz to 2.480 GHz. I am not using minimum length devices because the output impedence is very less for minimum length devices.
Min length - 120nm
transistor length I am using 300nm
Regards
SUDHIR
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.