The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 4:21pm
Pages: 1
Send Topic Print
clock jitter/phase noise for ADC testing (Read 28 times)
vivkr
Community Fellow
*****
Offline



Posts: 780

clock jitter/phase noise for ADC testing
Jan 19th, 2006, 7:49am
 
Hi,

As is well-known, clock jitter directly limits the maximum SNR of a high-speed, high-resolution
ADC. In most references, it is mentioned that the jitter is treated like white noise in arriving at this
definition.

However, phase noise of any clock generator source is typically not white, but has a "skirt".

1. Is the calculation for peak SNR achievable still valid then? For instance, if I were to convert
the close-in phase noise information to jitter, could I use this number to estimate the peak SNR?

2. How can I do the above conversion? Manufacturers typically give close-in phase noise in
dBc/Hz at say a 1 kHz offset. How does one interpret this for finding rms jitteR?

3. Most importantly, how can I decide what sort and amount of phase noise is tolerable in my
test signal used for high-speed ADC testing?

If you  wish you recommend any specific signal sources for >14bit and 10Msps range ADC testing,
then please feel free to do so as well.

Thanks
Vivek
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.