Incase we use several, say 4, multipliers in parallel, to get a multiplication result in 1 clock cycle...as compared to a single cycle multiplier requiring 4 clock cycles to get the same result -
Would the increase in area on chip using the 4 parallel multipliers outweigh the improvement in performance (speed of operation) over the single cycle multiplier?