Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 5:28pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› DFF setup and hold time simulation methods
‹
Previous topic
|
Next topic
›
Pages: 1
DFF setup and hold time simulation methods (Read 213 times)
henry98
New Member
Offline
Posts: 4
DFF setup and hold time simulation methods
Mar 20
th
, 2006, 10:40pm
Hi, Guys,
The DFF is one of the most important devices when desiging PLL.
The one of the most performance is the DFF's setup and hold time.
But till now we have't good solutions to how to simulate these parameter.
So would you please give us some advice/information.
Thanks a lot!
henry
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: DFF setup and hold time simulation methods
Reply #1 -
Mar 27
th
, 2006, 7:23am
Hi, Henry,
I remember that a good method is introduced in HSPICE manual. I am sure you will find a good method in manuals for HSPICE or other tools.
Best regards,
Yawei
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: DFF setup and hold time simulation methods
Reply #2 -
Mar 29
th
, 2006, 12:55pm
I've a vague idea there's an example of doing this with spectreMDL in the installation. There's a tutorial
under <MMSIMDIR>/tools/spectre/examples - it covers setup at least.
Andrew.
Back to top
IP Logged
henry98
New Member
Offline
Posts: 4
Re: DFF setup and hold time simulation methods
Reply #3 -
Apr 10
th
, 2006, 9:39am
OK!
Thanks yawei and Andrew. I will check it. If I have got it, I will report it to you.
Thanks again
henry
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: DFF setup and hold time simulation methods
Reply #4 -
Apr 12
th
, 2006, 10:57pm
henry,
I browse hspice manual again. It has a chapter which describes Timing analysis using bisection. I think that is a good solution.
Yawei
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.